A parallel data-communication scheme is described for interchip communication with free-space optics. We present a proof-of-concept and feasibility demonstration of a practical modular packaging approach in which free-space optical interconnect modules can be simply integrated on top of an electronic multichip module ͑MCM͒. Our packaging architecture is based on a modified folded 4-f imaging system that is implemented with off-the-shelf optics, conventional electronic packaging techniques, and passive assembly techniques to yield a potentially low-cost packaging solution. The prototype system, as built, supports 48 independent free-space channels with eight separate laser and detector chips, in which each chip consists of a one-dimensional array of 12 devices. All chips are assembled on a single ceramic carrier together with three silicon complementary metal-oxide semiconductor chips. Parallel optoelectronic ͑OE͒ free-space interconnections are demonstrated at a speed of 200 MHz. The system is compact at only 10 in.
Introduction
Exchanging data at high speed over sufficiently long distances is perceived as a potential bottleneck in future high-performance electronic processing systems. [1] [2] [3] New approaches to dense and highspeed interconnections are needed at various levels of a system-interconnection hierarchy: board to board, MCM to MCM on a board ͑MCM is multichip module͒, chip to chip on a MCM, and on chip. Over the next ten years free-space optical interconnects ͑FSOI's͒, when combined with electronics, offer a potential solution 4 -9 at the inter-and the intra-MCMlevel interconnects, promising large interconnection density, high distance-bandwidth product, low power dissipation, and superior cross-talk performance at high speeds. 10 -13 Optoelectronic ͑OE͒ devices including VCSEL's, light modulators, and light detectors have now been developed to a point at which they can enable highspeed and high-density FSOI. 14 -17 However, a key issue that needs to be addressed is the integration of these devices with free-space optics into a system environment. Indeed, a packaging architecture and associated technologies need to be developed to integrate OE devices and optical components in a way that is compatible with conventional electronic packaging. In this paper we present a fully packaged FSOI system for multichip interconnection. A conventional printed circuit board ͑PCB͒ and ceramic board is populated with silicon and OE chips and mated to a FSOI layer that is assembled separately. Design considerations, packaging approaches, and testing results are provided.
In many MCM applications, data distribution from and to the memory chips that may reside on a MCM or on an adjacent board can become one of the major bottlenecks in high-performance system implementation. This type of performance-limiting data path can be replaced by use of an FSOI module with crossbar connectivity between point-to-point interconnects as shown in Fig. 1 . This system can be made into a standard data-communication module for various applications ͑interconnect processors, digital signal processing chips, memory, and telecom interface circuits͒.
Demo System Packaging
Since system-level packaging has become the key issue hindering the feasibility and performance potential of future FSOI systems, 18 -21 new techniques have to be developed and system demonstrators have to be built to prove the feasibility of FSOI in digital sys-tems. To this end, a functional demonstrator system was built to evaluate module-packaging approaches and to characterize free-space OE links. In the current system 4 one-dimensional ͑1D͒ VCSEL chips ͑1 ϫ 12 elements each͒ and 4 1D metalsemiconductor-metal ͑MSM͒ detector chips ͑1 ϫ 12 elements each͒ are used as light source and photodetector arrays, respectively, in which laser and detector devices are on a 250-m pitch. The VCSEL's operate at 850 nm and exhibit a 15-deg divergence angle ͑full angle at 1͞e 2 ͒, and the detector aperture is 80 m ϫ 80 m. Laser-driver circuits, receiver ͑am-plifiers͒ circuits, and router circuits are integrated on three silicon chips and included in the system. VCSEL arrays are optically connected to corresponding detector arrays ͑one-to-one diagonally; see Fig. 2͒ . Data can be fed electronically to any one of the silicon chips and routed to the VCSEL's through driver circuits. The silicon chips also contain receiver circuits connected to the detectors; and data can be read out electronically from each silicon chip independently.
The overall packaging approach consists of the assembly of two different packaging modules: ͑i͒ the OE module ͓multichip carrier containing the VCSEL, MSM, and silicon chips͔ and ͑ii͒ the optics ͑FSOI͒ module. In our assembly approach and sequence a mechanical pin-pinhole technique combined with alignment marks makes the alignment of the two modules a rather straightforward task.
A. Free-Space Optical Module
The free-space optical module performs one-to-one imaging between the VCSEL and detector arrays. Different types of optical systems can be used to achieve this, including diffractive or refractive microlens arrays, conventional refractive optics, or hybrid systems. Optical systems based on micro-optics are attractive because of their potential for miniaturization, thus reducing the overall system cost and volume. However, the performance of microlens arrays in terms of uniformity is still limited by their fabrication and quality-control processes. Macrolenses, in contrast, lead to bulkier systems but are presently easier to procure and have better quality control. Hence, at the present time, our systempackaging experiments will be limited to the use of macro-optics until the performance of microlens arrays reaches the desired standards. Hence, for demonstration purposes, an optical module that consists of a modified folded 4-f imaging system based on offthe-shelf macro-optical components was selected and implemented ͓see Fig. 3͑a͔͒ . The concave mirrors are used for folding the system as well as for aberration compensation, acting as a field lens. On the basis of simulation and experimental results from an earlier demonstration system, 22 we know that in such a system the most critical tolerance requirement is the top mirror tilt, Ϯ3 arc min to maintain 90% link efficiency. The other tolerances in the system are fairly loose and easily controlled within a reasonable range by traditional optomechanical fabrication and packaging technologies. Furthermore, the mirror tilt can be used as a compensation for the image shifts that are due to the other misalignments in the system. Essentially, by tilting of the mirrors, the optical axis of the system can be brought back to the center of symmetry of the OE chips. Thus a plastic module is fabricated to hold the optics and provide a single adjustment: mirror tilt ͓see Fig. 3͑b͔͒ . Four registration pinholes are included on the module so that it can be mated to the OE module later. Simulations ͑performed with CodeV 23 ͒ showed that for VCSEL's with a 15-deg divergence angle, and no misalignments in the system, 90% of the energy emitted from the VCSEL will be encircled in a spot no bigger than 17 m in the output plane. With all the possible misalignments caused by both the fabrication and the assembly of the system taken into account, the simulated worst-case condition shows that the spot size increases to ϳ20 m with a 25-m maximum lateral shift at the detector plane.
B. Optoelectronic Module
The OE module is a MCM that is made of a ceramic or a PCB chip carrier supporting all the electronic and OE chips ͑see Fig. 4͒ . The chip carrier supports the overall package, provides positioning for the chips, and enables electrical input-output ͑I-O͒ by means of integrated chip ͑IC͒ pins to the package. It is composed of a ceramic base board and a PCB chipregistration board, which were procured through standard PCB fabrication services, such as those offered by most electronic packaging companies. 24 The chip-registration board is a ring with alignment marks that are used to accurately place the VCSEL and detector arrays with respect to the baseboard. The two boards are registered to each other through fiducial pins and pinholes, which match the pinholes in the optical module to be assembled later. The positioning information is transferred to the chips by means of alignment marks on the chip-registration board and to the optics through the fiducial pin and pin holes.
The OE module assembly is carried out as follows. First, the OE chips ͑VCSEL and MSM͒ are attached ͑active face up͒ on a temporary transparent substrate that contains alignment marks both for locating the chips and subsequently aligning the substrate itself to the chip-registration board ͑Fig. 5, top͒. The attachment of the OE chips to the transparent substrate is performed with use of photoresist as an adhesive material. Meanwhile, the baseboard and the chip-registration board are simply stacked together with mechanical pins. Second, the temporary substrate is aligned to the stacked baseboard and chip-registration board ͑Fig. 5, middle͒. The chips are then die attached to the baseboard with thermally cured epoxy. Next, all the OE chips are released from the temporary substrate by use of a suitable solvent ͑acetone͒, and the temporary substrate is removed. Then the silicon chips are wire bonded to the baseboard. All steps are carried out with a standard mask aligner.
The OE module before the wire-bonding step is shown in Fig. 6͑a͒ . Finally, by means of snapping the plastic optical module onto the OE module, the system is completed ͓see Fig. 6͑b͔͒ .
Test Setup and Limitations
To test performance, the completed FSOI module is mounted on and interfaced to a test PCB ͓see Fig.  7͑a͔͒ so that testing signals can either be fed into or read out from the system. The overall signal path in the test setup is shown in Fig. 7͑b͒, which 
, wire bonds to the ceramic chip, and the OE interconnection core. After the OE interconnection core the signal travels through an e.s.d.-protected output pad on the CMOS chip, the connections and transmission lines again, before it can be detected by external testing equipment.
At high speed the characteristics of the transmission lines and the parasitic LC ͑conductance and capacitance, respectively͒ components of the electrical connections become critical. Therefore time-domain reflectometry measurements were performed to characterize the entire signal path. Results show that transmission-line discontinuities and parasitic LC exist in the signal path ͑see Fig. 8͒ , effectively limiting the maximum operating speed of the overall system.
To further quantify this, the overall testing environment was modeled in H-Spice by inclusion of the signal path with the data obtained from the timedomain reflectometry measurements together with our transceiver and receiver circuits as well as a simple attenuation model for the free-space transmission. The results indicate that the system speed is limited mostly by the CMOS e.s.d. output pads and by the parasitic LC that is due to the electrical pins and the transmission-line discontinuities. Figure 9 shows the waveforms at different locations along a link ͓see Fig. 7͑b͔͒ when a 250-MHz square wave signal is propagated through the system. The signal is degraded by the transmission lines and electrical pins as shown in Fig. 9͑a͒ . It is reshaped by the input e.s.d. pad, because it includes a superbuffer ͓Fig. 9͑b͔͒. The signal after the OE interconnection core exhibits only Ͻ0.5-ns rise-fall time ͓Fig. 9͑c͔͒. However, the rise-fall time increases to 2 ns after the signal passes again through the e.s.d. output pad ͓Fig. 9͑d͔͒. Simulations show that the rise-fall time of the e.s.d. pad with standard high-pressure 0.5-m fabrication process is as high as 0.7 ns ͑this would be improved with use of more-aggressive CMOS fabrication͒. The signal at the output end is degraded further by the transmission lines and the electrical board connections ͓Fig. 9͑e͔͒. Hence the maximum speed of the system is limited to ϳ250 MHz, although the OE interconnection core can potentially work up to 1 GHz ͑rise-fall 0.5 ns͒.
Testing Results
Detailed experimental tests were performed on the test setup. These tests include basic link parameter measurements, high-speed parallel single-hop interconnections; bidirectional chip-to-chip parallel interconnections, and multihop interconnections.
The basic link parameters of the system were tested previously without driver and receiver circuits and are reported in Ref. 22 We measured high link efficiencies ͑to as great as 93%͒ and low cross talk Fig. 5 . Chip transfer sequence. The VCSEL and detector chips are attached to a temporary transparent mask ͑top͒. The temporary substrate is aligned to a cavity composed of the baseboard and the chip-registration board ͑or ring; middle͒. All the OE chips are released from the temporary substrate while they are die attached on the multichip carrier ͑bottom͒. Fig. 6 . OE module and FSOI module after assembly. ͑a͒ Optoelectronic module, ͑b͒ plastic free-space optics module snapped onto the OE module. ͑Ϫ20 dB dominated by electrical cross talk in the OE device arrays͒.
High-speed link performance is tested for both single and parallel channels. Figure 10 shows the output from a single VCSEL-to-MSM link with a 200-MHz square wave input ͑close to the simulation results described in Section 3͒.
To test the validity of the modular packaging scheme, multiple links sharing the same optical apertures were tested simultaneously. Figure 11 shows the output signals from two channels that belong to different VCSEL-MSM links sharing the same optical aperture. They are driven by the same data signal. The results indicate that the free-space optical module performs adequately for all the interconnection channels. Data in two separate chips can be exchanged at the speed of 200 MHz in parallel over 12 channels.
The output signal from one VCSEL-MSM link was also used to drive another VCSEL-MSM link to implement a two-hop optical communication link. We demonstrated the operations of such a link to as great as 50 MHz. The result is shown in Fig. 12 . The upper curve is the input signal for the first link. The lower curve is the output signal after the second stage. Here the output signal from the first link was used to drive the second link directly, and there was no signal processing or logic circuit in between. From both the simulation and the experimental results above, we know that the signal from one link has a rise-fall time of more than 2 ns. Therefore, compared with the first VCSEL-MSM link, the second link has the same signal path but is driven by a lower-quality input signal. This is why the two-hop link operation speed is limited at 50 MHz.
If signal-shaping circuits were used in between the two links, operation should be possible at the same speed as a single link. We also noted that a significant delay exists, resulting mostly from the electronics. The characterization of this delay and of the signal jitter will be critical at higher speeds to understand the limitations imposed by synchronization considerations.
Packaging Issues
The modular packaging approach described here allows for compensation of the lateral and the tilt misalignments of all the elements in the system with only two tilt alignments of the top mirror. The simulation and the experimental results 22 show that longitudinal ͑Z in Fig. 13͒ misalignments in such a modified 4-f system are not an issue, since their tolerance is several hundreds of micrometers, which is much looser than the tolerance of the mechanical fabrication means used for this module. The mirror tilt can compensate all lateral misalignments ͑in x and y͒ and component tilt caused by fabrication, assembly, and packaging. As shown in Fig. 13 , with the first lens as the reference plane and assuming that the mirror has misalignments of ␦x, ␦y, ␦␣ ͑in the XOZ plane͒ and ␦␤ ͑in the YOZ plane͒, we get the conjugate coordinates of an OE element by tracing the chief ray under a thin lens and paraxial approximation,
where d is the distance between the OE device and the lens, f is the lens focal length, and R is the radius of the curvature of the mirror.
x , y are the relative tilts between the OE module and the lens. If R, d, and f satisfy the relationship expressed as
and if we account for the fact that d Ͻ Ͻ f, Eq. ͑1͒ can be simplified to ͑xЈ, yЈ͒ Ϸ ͓Ϫx ϩ 2␦x Ϫ 2f ␦␣; Ϫy ϩ 2␦y Ϫ 2f ␦␤͔.
Without in-plane rotation error, the interconnection misalignments are then obtained as where ͑␦Vx, ␦Vy͒ and ␦Mx, ␦My are the lateral misalignments of VCSEL's and detectors, respectively. Once we assemble the two modules together, ͑␦Vx, ␦Vy͒, ͑␦Mx, ␦My͒, and ͑␦x, ␦y͒ are fixed. Therefore all misalignments are linear with the mirror tilt for small angles. By changing the top mirror tilt, we can always compensate the lateral misalignments caused by the other sources in the system. In addition, if the OE devices to be connected have a symmetric center, two sets of VCSEL-MSM links under the same optical system can be aligned simultaneously, as is the case in our system. In our demonstration system, a lithographic chip transfer technique was used to package the OE module and ensure accurate relative positioning of OE chips. Soon, large numbers of VCSEL's and MSM's will be integrated into a single two-dimensional array, such that accurate VCSEL-versus-MSM positioning is obtained automatically through the fabrication of these OE arrays. If only one array-toarray interconnection is established through a single optical path, then the OE chip lateral positioning error will no longer be an issue. The only parameter of concern, then, is the OE chip in-plane rotation. The source of in-plane rotation positioning errors is due to the assembly of the OE chips on the chip carrier. With proper chip assembly techniques, inplane rotation error can be readily controlled to be quite small. For example, let us assume that an interconnection system similar to the one described in this paper is to be implemented between an 8 ϫ 8 mm array of VCSEL's and detectors in which the array pitch is the same as for the 1D devices, i.e., 250 m ͑32 ϫ 32 arrays of devices͒. The maximum inplane rotation tolerance obviously depends on the actual implementation of the optics. In the system described above, if the chief ray location within the detector aperture is used as the criterion, the rotation tolerance can be expressed as
where d is the detector aperture size and a is the lateral dimension of the OE array. As shown in Fig. 14, assuming that two OE arrays to be connected have the same rotation error in the worst case, and assuming that the detector aperture is 50 m, the rotation tolerance is very tight at 2 mrad ͓according to relation ͑5͔͒. Popular commercially available chip assembly techniques are through-hole mounting and surface mounting. Through-hole mounting is probably not good enough, because the holes are typically 1-2 mil larger than the pins of the pin grid array ͑PGA͒ or digital image processing ͑DIP͒ packages, which will largely exceed the available rotation-tolerance budget. However, if surface-mounting techniques are used for assembling the OE chip directly on a board, in-plane rotation errors should be sufficiently small. A high-resolution pick-and-place machine can achieve ϳ1.8-mrad rotation accuracy. 25 The maximum runout of the imaging spot on top of its corresponding detector is only ϳ20 m for the worst case based on the same assumptions as in the previous paragraph. For a MSM detector, which usually has tens of micrometers in aperture, in-plane rotation will therefore not be a serious issue when surfacemounting techniques are used to assemble the OE arrays on the chip carrier.
Conclusions
Various types of free-space interconnection systems with different link topologies can be built with stateof-the-art OE technology, but alignment issues at the system-packaging level are still one of the major obstacles for practical implementation. In this paper we have shown that by using commercially available devices and services, as well as some simple assembly techniques, high-performance ͑high optical link efficiency and low optical cross talk͒ FSOI systems can be implemented successfully. With off-the-shelf lenses, standard PCB fabrication, and passive assembly techniques, a free-space OE system link speed of 200 MHz͞channel was demonstrated. The modular packaging approach is quite tolerant and compatible with conventional optomechanics and electronic packaging techniques.
The operation speed of the system was found to be limited by the testing environment: the CMOS e.s.d. pads, parasitic LC of the electrical pins, and impedance mismatch of the transmission lines. A more careful design of the test electronics should allow for much higher speed of operation. The system is also scalable and could easily accommodate twodimensional arrays of OE devices. With simple refinements, this packaging approach can also be extended to three-dimensional stacked electronic chips integrated with a two-dimensional transmitter and receiver array for dramatically increasing the number of silicon chips in the MCM. 26 As shown in Fig. 1 , every chip stack communicates with its nearest neighbors, and the system scales as a MESH of chip stacks. This indicates that high-performance free-space parallel data routing schemes are achievable with this modular packaging approach. This research was sponsored by the Defense Advanced Research Projects Agency ͑DARPA͒ and by the U.S. Air Force Research Laboratory under agreement F30602-97-2-0122. The U.S. government is authorized to reproduce and distribute reprints for governmental purposes notwithstanding any copyright annotation thereon.
